Abstract-We have developed a new analytical ultra-short channel MOSFET model for circuit simulation including velocity overshoot effects. We have been able to reproduce experimental I-V curves and conductances of MOSFET's down to 0.07 m channel lengths both at low and room temperatures.
I. INTRODUCTION
As a prior stage to fabrication of integrated circuits involving a great number of deep-submicrometer dimension devices, a careful design must be addressed. To do so, different analytical deep submicron MOSFET models have been reported. Among them, one of the simplest is that developed by Arora et al., named PCIM [1] . This model accurately reproduces the electrical characteristics of shortchannel devices down to half-micron channel lengths; however, it has some difficulties in accurately reproducing the electrical properties of devices with channel lengths below 0.1 m. The modification of existing models is therefore necessary to take into account such ultrashort devices.
Velocity overshoot effects increase with the reduction of the device dimensions. They are directly related to the increase in current drive and transconductance experimentally observed in short-channel MOSFET's [2] , [3] . Therefore, the introduction of these effects in analytical models is necessary.
We have done so here. The scheme followed consisted of integrating the product of the inversion charge and the electron velocity along the channel. An improved model for the carrier velocity including a new term to account for velocity overshoot was considered. This fact has allowed us to develop a procedure in which well-known MOSFET models used in circuit simulators [1] , [4] can be modified in order to introduce the contribution of velocity overshoot in a simple way. We have taken PCIM [1] as a starting point, and provided the necessary modifications to account for the effects that appear in ultrashort devices extending its range of application down to 0.07 m devices.
II. DRAIN CURRENT MODEL DEVELOPMENT
In a previous work, we have shown that the drain current of a MOSFET taking into consideration velocity overshoot [5] can be expressed as
where W is the channel width, L the effective channel length, v SAT the saturation velocity, the channel mobility, and a a parameter that takes into account velocity overshoot effects [5] . The function F (VGS ; VDS) can be calculated by making use of the expression for the inversion charge in the channel at a certain gate-source voltage as in [5] 
In the model developed in [1] the drain current is expressed by
where C ox is the gate-oxide capacitance per unit area, and = 1 + e ; is the well-known parameter that appears in the Taylor series expansion of the square-root term of the depletion charge. The e parameter equals F l F w where F l and F w are the short-channel, narrow-width factors and is the body factor. The threshold voltage is calculated as VTH = VTH0 0 VDS ( is the DIBL parameter).
The first term on the right of (1) and (3) do not take into account overshoot, and therefore both expressions must read the same.
Therefore, comparing them, F (VGS ; VDS) can be expressed as
Introducing (4) We have considered the definition of the magnitudes VGSX and V DSX used to match the strong inversion current due to drift with the weak inversion current due to diffusion and the linear and saturation operation regimes respectively.
The final expression of the drain current is
We have made use of (5) to reproduce the experimental output curves reported by Sai-Halasz [2] for two deep submicron (L EFF = 70 nm and L EFF = 100 nm) devices at different temperatures (Fig. 1) . The technological parameters, mobility, and velocity saturation used here were the ones reported by Sai-Halasz. [6]. At room temperature a different value of the a parameter is necessary, due to the temperature dependence of this parameter [5] . Fig. 2(a) shows the contribution of the term accounting for velocity overshoot effects to the total current for different channel lengths versus the drain source voltage, while Fig. 2(b) takes VDS as a parameter and shows this contribution versus the channel length. The contribution of electron velocity overshoot current can be higher than 30% of the total current for the shortest devices.
It is worth noting that the contribution of the velocity overshoot term is proportional to a ; however, a lack of experimental data does not allow us to study the dependencies of a on the gate-source voltage and on the manufacturing processes. Fig. 3(a) shows the measured conductance for the sample in Fig. 1(a) (symbols) and the calculated conductances. We have obtained channel conductances for two different gate-source voltages including and neglecting velocity overshoot effects for a 100 nm MOSFET at low temperatures [ Fig. 3(b) ]. Note that the most important increase with respect to the earlier model is obtained in the saturation operation region. This result is completely coherent since the longitudinal field gradient rises as the drain-source voltage increases.
A new analytical ultra-short channel MOSFET model for circuit simulation has been reported. This model, which takes PCIM as a starting point and adds a new term that accounts for electron velocity overshoot effects, is capable of reproducing measured current and conductances curves of MOSFET's down to 0.07 m channel lengths.
I. INTRODUCTION
Silicon-on-insulator (SOI) substrates offer true dielectric isolation (DI) for power devices. The better isolation scheme should ease the integration of power devices and low voltage logic devices in power integrated circuits (PIC's). Previous studies on SOI power devices [1] - [3] , however, were limited mainly to thick (>10 m) SOI layers in which complicated trench etching and refilling have to be used for lateral isolation. Device isolation and low power logic device integration can be greatly simplified if an ultra-thin (<1 m) SOI layer is used. Recently, there have been reports of PIN diodes [4] and LDMOS devices [5] in ultrathin (0.1-0.2 m) SOI substrates with breakdown voltages over 700 V. A linearly graded dopant profile is used in the drift region of these devices to achieve a uniform lateral electric field. The voltage that can be sustained before breakdown is thus greatly increased when compared to conventional RESURF devices in which the constant dopant concentration gives a nonuniform lateral electric field.
The main drawback of the LDMOS devices is its high on-resistance and thus a high power dissipation in the on-state. In contrast, the LIGBT has a much lower on-state forward drop due to the conductivity modulation inside the drift region in the on-state. The long storage time of the carriers inside the drift region, nonetheless, gives rise to a long turn-off time for the LIGBT. By reducing the thickness of the SOI layer, it is possible to reduce the turn-off time of an LIGBT [6] .
With a linearly graded dopant profile in the drift region, one would expect an LIGBT built in an ultra-thin SOI substrate to have low forward drop, high breakdown voltage and fast switching speed [6] -[8], which is ideal for high voltage and high speed PIC applications. However, the thickness of the SOI layer used for these devices is very critical as it controls the amount of the stored carriers in the drift region. If the SOI layer is too thin, surface recombination at the top and bottom interfaces may render conductivity modulation ineffective and a high forward voltage drop will result. On the other hand, the formation of the linearly graded drift region can be very difficult in a thick SOI layer. The graded profile is formed by implanting through a mask with different sizes of openings and a subsequent lateral diffusion of dopants in the thin SOI layer. In a thick SOI layer, additional vertical dopant diffusion will occur and a linear profile may not be obtained. A high breakdown voltage is thus possible only by using an unrealistically thick buried oxide. In this paper, we report on how an LIGBT built in ultra-thin SOI with low forward drop, high breakdown voltage and fast switching speed can be achieved by proper selection of device parameters and process modifications.
II. EXPERIMENT
Fabrication of LIGBT devices was done in SOI substrates prepared by direct wafer bonding with buried oxide thickness of 2, 3, and 4 m and SOI thickness of 0.2, 0.5, and 1.2 m. Fig. 1 shows the crosssectional schematic of the device. The linearly graded drift region was first defined with a single phosphorus implant through a mask with larger openings near the collector region and smaller openings near the emitter region [9] . Less dopant is therefore introduced near the emitter region than the collector region. The implant dose was tailored for each combination of SOI and buried oxide thickness according 0018-9383/98$10.00 © 1998 IEEE
